



A SEMICONDUCTOR DEVICE

501.43664X00  
due 3/26/04  
w/decl + asgn  
GEMA

CROSS-REFERENCE TO RELATED APPLICATION

The present application claims priority from Japanese patent application JP 2003-084738, filed on March 26, 2003, the content of which is hereby incorporated by reference into this application.

BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor device, and, more particularly, to a technique which is effective <sup>in achieving</sup> ~~applicable to~~ <sup>the</sup> ~~a~~ reduction in <sup>the</sup> size of a module, such as a power amplifier module.

As a structure <sup>for achieving a reduction in the</sup> ~~involving a reduced~~ size of a semiconductor device, there is <sup>a</sup> known ~~an~~ SCP (Stacked Chips Package) structure in which semiconductor chips are arranged in a superimposed fashion. In the SCP, a lower-layer chip is provided, and an <sup>structure</sup> ~~that is~~ upper-layer chip <sup>is</sup> smaller than the lower-layer chip is superimposed on the lower-layer chip, <sup>so as</sup> and <sup>thus</sup> ~~the~~ chips are stacked in two stages <sup>a</sup> to attain <sup>the</sup> reduction <sup>in</sup> of size (see, for example, Patent Literature 1).

Patent Literature 1:

Japanese Patent Publication Laid-Open

No. Hei 7(1995)-58280 (page 3, Fig. 2)

## SUMMARY OF THE INVENTION

Many electronic parts are incorporated in a communication terminal, ~~there have been rapid advances toward a reduction in size and a~~ <sup>higher performance with respect to</sup> such as a portable telephone, and a high frequency amplifier (power amplifier module) <sup>that is</sup> incorporated in a transmission system of the portable telephone ~~is rapidly becoming smaller in size and higher in function.~~ <sup>example</sup> As one of <sup>such</sup> communication <sup>systems</sup> ~~methods~~ <sup>there is</sup> known ~~a~~ GSM (Global System for Mobile Communications) ~~method~~.

At present, <sup>the</sup> ~~an~~ external size of a power amplifier module <sup>used in</sup> ~~for~~ the GSM <sup>system</sup> ~~method~~ is 10 mm long by 8 mm wide, but as to the next-generation module, it is presumed that a size of 6 mm long by 5 mm wide will ~~become popular~~ <sup>be employed</sup>.

Also, in the field of CDMA (Code Division Multiple Access), it can be presumed that there will <sup>be a</sup> ~~occur~~ demand for successively smaller sizes from the present size of 6 mm long by 6 mm wide to <sup>a</sup> ~~the~~ size of 5 mm long by 5 mm wide, and, further, to <sup>a</sup> ~~the~~ size of 4 mm long by 4 mm wide.

In such an ultra-small-sized power amplifier module, <sup>with</sup> ~~by~~ only a two-dimensional <sup>surface mounting of components</sup> ~~parts~~ packaging on a ~~surface of a~~ module <sup>board</sup> ~~substrate~~ of a <sup>printed</sup> ~~wiring~~ <sup>board (PCB)</sup> ~~substrate configuration~~, semiconductor chips with active elements, such as transistors, incorporated therein, as well as passive elements as chip parts, such as resistors (chip resistors) and capacitors (chip capacitors), can no longer be mounted, <sup>so that</sup> ~~and~~ a three-dimensional packaging becomes necessary.

For attaining <sup>a</sup> ~~the~~ reduction in <sup>the</sup> size of a power amplifier module, the present inventors have made studies <sup>concerning</sup> ~~about~~ a stacked structure of semiconductor chips, and, as a result, ~~found out~~ <sup>have been discovered</sup> the following problems.

If a stacked structure <sup>of</sup> semiconductor chips is adopted in a power amplifier module, then, as to an upper chip <sup>which is</sup> disposed on a lower chip, <sup>it is difficult to provide a</sup> ~~its~~ GND (ground) connection ~~is difficult to be done~~ on the back side of the chip, and, therefore, it is difficult to ensure a large area of GND with respect to the upper chip. Thus, for example, in the case where a power amplifier module has amplifier circuits which amplify an input signal in three stages, it is only the first-stage of an amplifier circuit that can be incorporated in an upper-stage chip.

As a result, the second- and third-stage amplifier circuits are incorporated in a lower chip, <sup>with the result</sup> ~~resulting in~~ that the difference in size between the upper- and lower-stage chips becomes large and both are unbalanced in size, thus giving rise to the problem that it is impossible to attain a satisfactory reduction in <sup>the</sup> size of the module ~~product~~.

Further, since the size of the upper-stage chip is small, the wire length becomes large, that is, it becomes difficult to carry out <sup>the</sup> ~~an~~ assembling process.

It is an object of the present invention to provide a semiconductor device <sup>in which it is possible to achieve a</sup> ~~capable of attaining the~~ reduction in size.

It is another object of the present invention to provide a

semiconductor device <sup>which has an improved</sup> ~~capable of improving the~~ reliability thereof.

It is a further object of the present invention to provide a semiconductor device capable of <sup>easy assembly</sup> ~~improving the assemblability~~ thereof.

The above and other objects and novel features of the present invention will become apparent from the following description and the accompanying drawings.

The following is a brief description of a typical <sup>example</sup> ~~mode~~ of the <sup>present</sup> invention as disclosed herein.

According to the present invention, there is provided a semiconductor device <sup>including</sup> ~~comprising~~ a first semiconductor chip <sup>having</sup> ~~with~~ elements formed on a <sup>first</sup> semiconductor substrate; a second semiconductor chip <sup>having</sup> ~~with~~ elements formed on a <sup>second</sup> semiconductor substrate; a wiring substrate having a main surface and a back surface, the second semiconductor chip <sup>being</sup> ~~chip~~ mounted on the main surface of the wiring substrate, <sup>and</sup> the first semiconductor chip <sup>being</sup> ~~chip~~ stacked on the second semiconductor chip; and an electrode of a fixed potential disposed on the first semiconductor chip on the side opposed to the second semiconductor chip, the electrode of the fixed potential being electrically connected to the semiconductor substrate of the first semiconductor chip and to the wiring substrate.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a sectional view showing the structure of a power amplifier module <sup>representing</sup> ~~as~~ an example of a semiconductor device according to a first embodiment of the present invention;

Fig. 2 is a <sup>plan</sup> ~~back~~ view <sup>showing the back of the power amplifier module of Fig 1</sup> ~~thereof~~;

Fig. 3 is a planar layout diagram showing <sup>an example of the</sup> ~~a~~ layout ~~example~~ of parts mounted on a main surface of a wiring substrate in the power amplifier module <sup>of Fig 1</sup>;

Fig. 4 is a circuit block diagram, showing <sup>an</sup> ~~a structural~~ example of a high frequency amplifier circuit incorporated in the power amplifier module;

Fig. 5 is an enlarged partial sectional view showing ~~in a~~ ~~partially cut-away state~~ the structure of a bonded portion between a first semiconductor chip and a second semiconductor chip in the power amplifier module;

Fig. 6 is a sectional view showing the structure of a power amplifier module according to a modification of the first embodiment;

Fig. 7 is a sectional view showing the structure of a power amplifier module according to another modification of the first embodiment;

Fig. 8 is a sectional view showing the structure of a power amplifier module <sup>representing</sup> ~~as~~ an example of a semiconductor device according to a second embodiment of the present invention;

Fig. 9 is a <sup>plan</sup> ~~back~~ view <sup>showing the back of the power amplifier module of Fig 8</sup> ~~thereof~~; and

Fig. 10 is a planar layout diagram showing <sup>an example of the</sup> ~~a~~ layout ~~example~~

of parts mounted on a main surface of a wiring substrate in the power amplifier module of Fig. 8.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiments of the present invention will be described in detail hereinunder with reference to the accompanying drawings.

When required for convenience' sake, the ~~following~~ <sup>by describing them</sup> embodiments will be described ~~in a divided manner~~ <sup>as a whole</sup> into plural sections or ~~embodiments~~ <sup>by considering the</sup>, but unless otherwise mentioned, they are not unrelated to each other, but are in a relation such that one is a modification, a description of details, or a supplementary explanation, of part or the whole of the other.

In the following <sup>description of the</sup> embodiments, when reference is made to ~~the~~ <sup>a</sup> number of elements (including the number, numeral value, <sup>it is to be understood that the invention is not limited</sup> quantity, and range), ~~no reference is made~~ to the number referred to, but numerals above and below the number referred to will do as well, unless otherwise mentioned, and except <sup>in</sup> the case where it is basically evident that <sup>a</sup> limitation <sup>applies</sup> ~~is made~~ to the number referred to.

It goes without saying that in the following <sup>description of the</sup> ~~embodiments~~ <sup>all</sup> ~~their~~ constituent elements (including constituent steps) are not always essential, unless otherwise mentioned, and except <sup>in</sup> the case where they are <sup>obviously</sup> considered essential ~~basically obviously~~.

Likewise, it is to be understood that when reference is made to <sup>specific</sup> ~~the~~ shapes and <sup>a</sup> positional relation of components in the

Description of the

following embodiments, those substantially closely similar to or resembling such shapes, etc. are also included, unless otherwise mentioned, and except <sup>in</sup> the case where <sup>the opposite is</sup> ~~a negative answer results~~ basically obvious.

In all of the drawings ~~for illustrating the embodiments~~, portions having the same functions are identified by like reference numerals, and repeated explanations thereof will be omitted.

(First Embodiment)

~~A first embodiment of the present invention will be described with reference to Figs. 1-7 of the drawings.~~

~~Fig. 1 is a sectional view showing the structure of a power amplifier module as an example of a semiconductor device according to a first embodiment of the present invention, Fig. 2 is a back view thereof, Fig. 3 is a planar layout diagram showing a layout example of parts mounted on a main surface of a wiring substrate in the power amplifier module of Fig. 1, Fig. 4 is a circuit block diagram showing a structural example of a high frequency amplifier circuit incorporated in the power amplifier module of Fig. 1, Fig. 5 is an enlarged partial sectional view showing in a partially cut-away state the structure of a bonded portion between a first semiconductor chip and a second semiconductor chip in the power amplifier module of Fig. 1, Fig. 6 is a sectional view showing the structure of a power amplifier module according to a modification of the first embodiment, and Fig. 7 is a sectional view showing the structure of a power amplifier module~~

~~according to another modification of the first embodiment.~~

The semiconductor device of the first embodiment<sup>200</sup> shown in Figs. 1 and 2, is a high frequency module ~~product~~ called a power amplifier module 1, having a stacked chip structure, in which a second semiconductor chip is mounted on a main surface 4b of a module substrate (wiring substrate) 4, and a first semiconductor chip is superimposed on the second semiconductor chip. The semiconductor device of the first embodiment is <sup>used</sup> ~~incorporated~~ in a small-sized portable electronic device, such as a portable telephone.

For example, the power amplifier module 1 is a high frequency amplifier which amplifies high frequencies (e.g., about 900 MHz and about 1800 MHz) in a portable telephone in plural stages.

~~In appearance,~~ The power amplifier module 1 of this first embodiment comprises a quadrangular module substrate 4, a sealing <sup>layer</sup> ~~portion~~ 6 formed superimposedly on the main surface 4b of the module substrate 4, and plural external terminals 4f and an external terminal 4g for GND, which are formed on a back surface 4c of the module substrate 4.

In assembling the power amplifier module 1, electronic parts, including semiconductor chips, are mounted <sup>on</sup> ~~onto~~ a multi-substrate <sup>array</sup> comprising plural module substrates 4 arranged side by side, then a sealing resin layer is formed at a predetermined certain height on an upper surface of the multi-



— <sup>array</sup> substrate, so as to cover the electronic parts; and, thereafter, the multi-substrate, <sup>array</sup> including the sealing resin layer superimposed thereon, is cut ~~off~~ longitudinally and transversely to <sup>obtain</sup> plural <sup>individual</sup> power amplifier modules 1 ~~at a~~ <sup>a structure</sup> time. Consequently, ~~there is obtained a structure~~ <sup>the</sup> wherein side faces of each module substrate 4 and side faces of the sealing <sup>layer</sup> portion 6 are aligned with each other, and end portions of the sealing <sup>layer</sup> portion 6 are not positioned outside end portions of the module substrate 4.

— The module substrate 4 is constituted by a printed wiring substrate, <sup>it</sup> and has, for example, <sup>formed</sup> such a structure as a lamination of plural dielectric layers (insulating films). Conductor layers of predetermined wiring patterns are formed on the main surface 4b and the back surface 4c and also in the interior, the conductor layers on the main surface 4b and the back surface 4c being electrically connected with each other through via holes 4h or the like extending in the thickness direction of the substrate. In this first embodiment, the ~~said~~ dielectric layers are formed as five layers, though no limitation is made thereto.

— <sup>The</sup> detailed configuration of the power amplifier module 1 of this first embodiment will now be described. The power amplifier module 1 comprises a module substrate 4 <sup>wiring</sup> as a wiring substrate, having a main surface 4b and a back surface 4c on the side opposite to the main surface; a lower chip 7 <sup>wiring</sup> as a second

semiconductor chip, having elements formed on a semiconductor substrate 13, the lower chip 7 being mounted on the main surface 4b of the module substrate 4; <sup>sewing</sup> an upper chip 2 as a first semiconductor chip, having elements formed on a semiconductor substrate 13, the upper chip 2 being superimposed on the lower chip 7; a common electrode 12 of a fixed potential disposed on a back surface 2b of the upper chip 2; a plurality of electrically conductive wires 5 for connecting the upper chip 2 and the module substrate 4 electrically with each other; <sup>which serve</sup> a plurality of chip parts 3 as passive parts, mounted around the lower chip 7 and upper chip 2 on the module substrate 4, as shown in Fig. 3; and a sealing portion 6 formed so as to cover the lower chip 7, <sup>the</sup> upper chip 2, <sup>the</sup> plural wires 5 and <sup>the</sup> plural chip parts 3 on the main surface 4b side of the module substrate 4. The common electrode 12 of ~~a~~ fixed potential is electrically connected to both the semiconductor substrate 13 of the upper chip 2 and the module substrate 4.

The back surface 2b of the upper chip 2, <sup>which is the side</sup> ~~as an~~ opposite ~~side~~ to the main surface 2a to which the wires 5 are connected, is opposed to the lower chip 7. As shown in Fig. 1, the lower chip 7 is mounted by flip connection (also called flip chip connection) in a cavity <sup>which appears</sup> 4a as a recess formed in the module substrate 4, <sup>at</sup> and is electrically connected to the module substrate 4 through bump electrodes 14.

The lower chip 7 is thus disposed in the cavity 4a, which is

~~depressed relative to~~ <sup>formed in</sup> the main surface 4b of the module substrate 4. More specifically, the lower chip 7 is mounted face down onto the module substrate 4 so that its main surface 7a becomes opposed to the module substrate 4. The lower chip 7 is electrically connected to the module substrate 4 through bump electrodes 14, such as gold bumps, for example.

The upper chip 2 is mounted on a back surface 7b of the lower chip 7 in a stacked state and <sup>is oriented</sup> ~~in a face up state~~ with its main surface 2a facing up. Since the main surface 2a of the upper chip 2 thus faces up, the upper chip 2 is electrically connected to terminals 4e of the module substrate 4 through wires 5, such as gold wires, as shown in Fig. 3.

Next, a description will be given ~~below~~ <sup>see</sup> of a high frequency amplifier circuit block <sup>200</sup> shown in Fig. 4, in the power amplifier module of this first embodiment.

In the high frequency amplifier circuit, <sup>respective input signals in</sup> two frequency bands are amplified, <sup>Amplification is carried out</sup> ~~divided in~~ <sup>three stages in each of the</sup> two amplifier circuits ~~each having a three stage configuration~~. The amplifier circuit in each stage is controlled by a control IC (Integrated Circuit) 2h, which is a bias circuit incorporated in the upper chip 2. In the power amplifier module of this first embodiment, the first- and second-stage amplifier circuits, ~~out~~ of the ~~above~~ three-stage amplifier circuits, are built in the upper chip 2, while the last-stage (third-stage) amplifier circuit is built in the lower chip 7.

A description will now be given of the two frequency bands<sup>at</sup> which the power amplifier module 1<sup>operates</sup> ~~possesses~~<sup>frequency band</sup>. One is based on ~~the~~<sup>standard</sup> GSM (Global System for Mobile Communication) ~~method~~<sup>frequency band</sup>, which uses a frequency band of 880 to 915 MHz, while the other is based on ~~the~~<sup>standard</sup> DCS (Digital Communication System 1800)<sup>is adapted to</sup>, which uses a frequency band of 1710 to 1785 MHz. The power amplifier module 1 ~~matches~~<sup>is adapted to</sup> ~~both systems.~~<sup>standards</sup>

In the power amplifier module 1, as shown in Fig. 4, the high frequency amplifier circuit is divided into two ~~types of~~<sup>shown as</sup> circuit blocks 2e and 7e<sup>includes</sup> enclosed with dotted lines, and the upper chip 2<sup>is adopted for</sup> the circuit block 2e, while the lower chip 7<sup>includes</sup> ~~is adopted for~~ the circuit block 7e.

More specifically, in the power amplifier module 1 of this first embodiment, ~~the~~<sup>stage</sup> first- and second-stage amplifier circuits, which are relatively low in power consumption, are incorporated as the circuit block 2e into the upper chip 2, while the last-stage (third-stage) amplifier circuit, which is high in power consumption, is incorporated as the circuit block 7e into the lower chip 7.

Corresponding~~ing~~ to the circuit blocks 2e and 7e, a GSM-side first-stage amplifier 2c, a GSM-side second-stage amplifier 2f, a DCS-side first-stage amplifier 2d, and a DCS-side second-stage amplifier 2g, are incorporated in the upper chip 2~~;~~<sup>while,</sup> a GSM-side last-stage (third-stage) amplifier 7c and a DCS-side last-stage (third-stage) amplifier 7d are incorporated in the

lower chip 7.

Upon receipt of a control signal  $V_{control}$ , the control IC <sup>which is</sup> 2h incorporated in the upper chip 2, controls the power of each of the GSM-side <sup>stage</sup> first, <sup>stage</sup> second, and last-stage amplifiers 2c, 2f, 7c, and <sup>it</sup> also controls the power of each of the DCS-side amplifiers. In the power amplifier module 1 of this first embodiment, MOSFETs (Metal Oxide Semiconductor Field Effect Transistors) are used as amplifier elements, and, in this case, the upper chip 2 controls the bias applied to the gate of each MOSFET, thereby controlling the power of outputs Pout (GSM) and Pout (DCS).

In the power amplifier module 1, as shown in Fig. 5, a common electrode 12 of a fixed potential is provided on each of the back surfaces 2b and 7b of the upper and lower chips 2, 7. More specifically, a common electrode 12 <sup>having</sup> ~~is~~ a large area is formed throughout <sup>the area of</sup> each of the back surface 7b of the lower chip 7, whose back surface is opposed to the upper chip 2, and the back surface 2b of the upper chip 2, whose back surface is opposed to the lower chip 7. In this case, since the upper chip 2 is stacked face up onto the back surface 7b of the lower chip 7, the back surfaces of both chips confront each other, and, in this state, the common electrode 12 formed on the back surface 7b of the lower chip 7 and the common electrode 12 formed on the back surface 2b of the upper chip 2 are electrically connected with each other using an electrically conductive

paste<sup>8</sup> such as Ag paste ~~4~~.

Thus, as a fixed potential electrode <sup>having</sup> ~~of~~ a large area, a common electrode 12 can be disposed between the upper and lower chips 2, 7; and, by allowing the common electrode 12 ~~of a large area~~ to serve as <sup>a</sup> GND electrode, it is possible to <sup>provide a</sup> ~~let~~ GND electrode of ~~a~~ large area ~~be present~~ between the upper and lower chips 2, 7.

As shown in Figs. 1 and 5, the lower chip 7 has a projecting portion 7f projecting <sup>beyond the edge of</sup> ~~from~~ the upper chip 2, and the common electrode 12 is also located on the projecting portion 7f of the lower chip 7. The common electrode 12 on the projecting portion 7f and GND terminals 4d on the module substrate 4 shown in Fig. 3 are connected together for grounding through electrically conductive gold wires 5.

As shown in Fig. 5, gold wires 5 are connected onto the projecting portion 7f of the lower chip 7, and, therefore, it is preferable <sup>that a</sup> Au (gold) plating film 9 be formed as <sup>a</sup> surface layer in the common electrode 12. For example, the common electrode 12 comprises <sup>a</sup> Ti (titanium) plating film 11 as an undercoat layer, <sup>a</sup> Ni (nickel) plating film 10 as an intermediate plating layer, and <sup>a</sup> Au plating film 9 as a surface plating layer. Thus, the common electrode 12 has a three-layer plating film structure.

For grounding of the lower chip 7, <sup>as seen in Fig 1,</sup> a predetermined bump electrode 14 for GND is connected to an external terminal 4g

for GND on the back surface 4c through a via 4h for GND formed in the module substrate 4, and thus <sup>the connection</sup> GND of the lower chip 7 is strengthened. That is, <sup>the</sup> GND of the lower chip 7 and <sup>the</sup> GND of the common electrode 12 on the upper chip 2 are not common to each other. However, in the case where the grounding through the predetermined bump electrode 14 is not sufficient for the grounding of the lower chip 7, <sup>a configuration</sup> ~~there~~ may be adopted ~~a configuration~~ which uses both <sup>a</sup> GND through the predetermined bump electrode 14 on the main surface 7a side of the lower chip 7 and <sup>a</sup> GND using the common electrode 12 on the back surface 7b side.

In the power amplifier module 1 of this first embodiment, by adopting the foregoing stacked chip structure, <sup>the</sup> GND of the upper chip 2 is connected to the module substrate 4 through the common electrode 12 <sup>which is</sup> disposed on the back surface 2b of the upper chip 2, and further through wires 5 connected to the common electrode 12, and thus <sup>the GND connection</sup> can be strengthened. Accordingly; <sup>stage</sup> the first-~~a~~ and second-stage amplifier circuits, i.e., the <sup>stage</sup> first-~~a~~ and second-stage amplifiers 2c, 2f on the GSM side and <sup>stage</sup> the first-~~a~~ and second-stage amplifiers 2d, 2g on the DCS side can be incorporated in the upper chip 2.

Consequently, it is only the last-stage (third-stage) amplifier 7c on the GSM side and the last-stage (third-stage) amplifier 7d on the DCS side that are incorporated as amplifier elements (amplifier circuits) into the lower chip 7. As a

result, it is possible to make the upper chip 2 larger in size than a conventional ~~like~~ <sup>to</sup> chip and make the lower chip 7 smaller in size than a conventional ~~like~~ chip.

That is, the difference in size between both chips can be made smaller than <sup>has been employed heretofore</sup> ~~in the prior art~~.

As to the projecting portion 7f of the lower chip 7, <sup>which projects beyond</sup> ~~projecting from~~ the upper chip 2, it suffices for the projecting portion 7f to have an area <sup>to be used</sup> for connection thereto of <sup>the</sup> wires 5. It is preferable that the difference in size between the upper chip 2 and the lower chip 7 be as small as possible and that the ratio in projected area between the main surfaces 7a and 2a be in the range from 0.9 to 1.1.

If these preferred conditions are satisfied, in the power amplifier module 1 of this first embodiment, it is possible to make both <sup>the</sup> upper and <sup>the</sup> lower chips 2, 7 almost equal in size. As a result, it is possible to reduce the area and, hence, reduce the size of the power amplifier module 1.

Moreover, since the size of the upper chip 2 can be made larger than <sup>has been employed heretofore</sup> ~~in the prior art~~, the length of <sup>the</sup> wires 5 for the upper chip 2 can be made short, and, as a result, it is possible to improve the assemblability of the power amplifier module 1.

Further, since the common electrode 12 <sup>which serves as</sup> as a GND electrode <sup>having</sup> ~~of~~ a large area, is disposed between the upper and lower chips 2, 7, it is possible to improve the effect of <sup>the</sup> electromagnetic shielding between both chips, and, hence, <sup>is</sup> possible to prevent



interference between the first-/second-stage amplifiers and the last-stage (third-stage) amplifier.

That is, it is possible to strengthen the electromagnetic shielding between the control circuit, as well as the first- and second-stage amplifier circuits, and the third-stage amplifier circuit ~~and~~. <sup>it is</sup> Hence, <sup>certain</sup> possible to prevent the occurrence of inconveniences, such as oscillation in a frequency band other than the predetermined frequency band.

Consequently, it is possible to improve the reliability of the power amplifier module 1.

Further, since <sup>the connection</sup> GND of the upper chip 2 is strengthened and stabilized by the common electrode 12, even if the second-stage amplifier circuit is incorporated in the upper chip 2, <sup>the connection</sup> GND of the upper chip 2 does not become unstable, and it is possible to improve the reliability of the power amplifier module 1.

Plural chip parts <sup>which serve</sup> 3 as passive parts mounted around the semiconductor chip on the main surface 4b of the module substrate 4 ~~are~~, <sup>consist of</sup> for example, chip resistors and chip capacitors, and connecting terminals 3a formed at both ends of the chip components are connected, for example, by soldering to the terminals 4e formed on the module substrate 4.

~~A description will now be described of a power amplifier 1~~ <sup>will now be described</sup> according to a modification of the first embodiment. In the power amplifier module 1 shown in Fig. 6, an IPD (Integrated Passive Device) chip <sup>that is</sup> 15 <sup>which serve</sup> formed by plural chip parts 3 as

components is mounted on a module substrate 4. More specifically, a single IPD chip 15 incorporating plural ~~such~~ <sup>such</sup> elements <sup>as</sup> resistor, capacitor and inductance elements, is mounted on the module substrate 4, whereby the number of chip parts 3 mounted on the module

substrate 4 is decreased, thereby permitting a further reduction in <sup>the</sup> size of the power amplifier module 1.

Since such elements as resistor, capacitor and inductance elements are incorporated in the IPD chip 15, ~~there is adopted~~ <sup>is used</sup> a glass substrate, for example, and the elements are formed on the glass substrate.

In a power amplifier module 1 according to another modification of the first embodiment, ~~there is used a~~ <sup>does</sup> module substrate 4 <sup>have the</sup> not having ~~such a~~ cavity 4a as shown in Fig. 1, ~~that is a recess~~ <sup>has</sup> but ~~having~~ a flat main surface 4b.

A lower chip 7 is flip-connected to the flat main surface 4b of the module substrate 4 and an upper chip 2 is stacked face up onto the lower chip 7. Thus, the power amplifier module 1 of Fig. 7 <sup>has</sup> ~~is of such~~ a stacked chip structure.

In the power amplifier module 1 shown in Fig. 7, the shape of the module substrate 4 illustrated therein can be obtained easily, so that it is possible to reduce the cost of the module substrate 4 and, hence, reduce the cost of the power amplifier module 1.

(Second Embodiment)

Fig. 8 is a sectional view showing the structure of a power amplifier module as an example of a semiconductor device according to a second embodiment of the present invention; Fig. 9 is a back view thereof; and Fig. 10 is a planar layout diagram showing ~~an~~ <sup>an example of the</sup> layout ~~example~~ of parts mounted on a main surface of a wiring substrate in the power amplifier module.

As is the case with the first embodiment, the semiconductor device of this second embodiment ~~shown in Fig. 8~~ is a power amplifier module 16. The power amplifier module 16 is different from the power amplifier module 1 of the first embodiment in that ~~a~~ <sup>the</sup> lower chip (second semiconductor chip) 7 is mounted face up on ~~a~~ <sup>the</sup> module substrate 4, and ~~an~~ <sup>the</sup> upper chip (first semiconductor chip) 2 is stacked face up on the lower chip ~~and~~, <sup>with</sup> ~~that~~ <sup>being</sup> a spacer 17 ~~is~~ disposed between the lower chip 7 and the upper chip 2.

More specifically, the lower chip 7 is mounted face up on the module substrate 4 by soldering, and the upper chip 2 is stacked face up on the upper chip 2 ~~through~~ <sup>with</sup> the spacer 17 <sup>disposed therebetween</sup>. Further, since both lower and upper chips 7, 2 are mounted face up, both are connected to the module substrate 4 through electrically conductive wires 5, such as gold wires.

As is the case with the power amplifier module 1 of the first embodiment, a common electrode 12 <sup>which serves</sup> as an electrode of a fixed potential, is formed on a back surface 2b of the upper chip 2, and a common electrode 12 is formed also on ~~a~~ <sup>the</sup> main

surface 17a of the spacer 17 whose main surface is opposed to the upper chip 2, both common electrodes 12 being connected together using Ag paste 8 (see Fig. 5) as in the first embodiment.

Therefore, a semiconductor substrate 13 (see Fig. 5) of the upper chip 2 is electrically connected to the common electrodes 12.

The common electrodes 12 used in this second embodiment are the same as the common electrodes 12 used in the first embodiment, <sup>as</sup> illustrated in Fig. 5, <sup>they</sup> and <sup>provided</sup> are ~~used~~ as GND electrodes <sup>having</sup> ~~a~~ a large area. Further, wires 5 are connected to the common electrode <sup>that is</sup> 12a formed on a projecting portion 17b of the spacer 17 projecting from the upper chip 2; and, as shown in Fig. 10, <sup>connection</sup> the wires 5 are connected to terminals 4d for GND formed on the module substrate 4.

Thus, as <sup>the</sup> a GND electrode on the upper chip 2 side, ~~there may be adopted~~ the common electrode 12 of ~~a~~ large area formed on the back surface 2b of the upper chip, <sup>may be employed</sup> and the common electrode 12 and the module substrate 4 are electrically connected with each other through plural wires 5 connected to the common electrode 12.

With the above arrangement, <sup>the connection</sup> a GND of the upper chip 2 can be strengthened as is the case with the power amplifier module 1 of the first embodiment.

Further, as in the first embodiment, the common electrode

summary a  
12, as GND electrode of large area can be disposed between the upper chip 2 and the lower chip 7.

In the power amplifier module 16 of this second embodiment, the lower chip 7 is mounted face up on the module substrate 4; therefore, as shown in Fig. 8, ~~the~~ GND of the lower chip 7 is connected to plural via holes which are 4h, formed in the module substrate 4, through a semiconductor substrate (see Fig. 5) of the lower chip and further through a back surface 7b of the lower chip ~~and is further connected~~, to an external terminal 4g for GND formed on a back surface 4c, whereby the connection GND of the lower chip is strengthened.

Although the spacer 17 disposed between the lower chip 7 and the upper chip 2 is formed of silicon, for example, it may be formed of any other insulating material in addition to ~~than~~ silicon. The spacer 17 is used providing for spacing between the lower chip 7 and the upper chip 2. ~~And~~ By disposing the spacer 17 between both chips, it is possible to prevent contact between the wires 5 connected to the lower chip 7 and the wires 5 connected to the ~~to the~~ spacer 17, and to also prevent contact of the wires 5 connected to the lower chip 7 with the upper chip 2.

Further, since the connection between the spacer 17 and the lower chip 7 is effected using an insulating adhesive, the GND of the upper chip 2 and the GND of the lower chip 7 are not used in common.

The circuit configuration of the power amplifier module 16

of this second embodiment is the same as that of the power amplifier module 1 of the first embodiment illustrated in Fig. 4. That is, corresponding ~~to~~ <sup>stage</sup> to circuit blocks 2e and 7e, GSM-side first-~~a~~ <sup>stage</sup> and second-stage amplifiers 2c, 2f and DCS-side first-~~a~~ <sup>stage</sup> and second-stage amplifiers 2d, 2g are incorporated in the upper chip 2, while a GSM-side last-stage (third-stage) amplifier 7c and a DCS-side last-stage (third-stage) amplifier 7d are incorporated in the lower chip 7. →

A control IC 2h is also incorporated in the upper chip 2.

As shown in Fig. 9, as is the case with the power amplifier module 1 of the first embodiment, plural external terminals 4f and an external terminal 4g for GND are formed on the back surface 4c of the module substrate 4 in the power amplifier module 16.

According to the power amplifier module 16 of this second embodiment, ~~there~~ <sup>the same effects</sup> can be obtained ~~the same effects~~ <sup>those obtained</sup> as in the power amplifier module 1 of the first embodiment; besides, since the lower chip 7 is mounted face up on the module substrate 4, ~~the~~ <sup>the</sup> GND of the lower chip 7 can be connected from its back surface 7b side to the external terminal 4g for GND on the back surface 4c through plural via holes 4h formed in the module substrate 4, whereby ~~the~~ <sup>the connection</sup> GND of the lower chip 7 can be further strengthened.

Although the present invention has been described above ~~concretely~~ <sup>specific</sup> on the basis of ~~a~~ embodiments thereof, it goes without

saying that the present invention is not limited to the above <sup>a</sup>~~described~~ embodiments, and that various changes may be made within <sup>a</sup>~~the~~ scope not departing from the gist of the invention.

For example, although in the above first and second embodiments reference has been made to the case <sup>in which</sup> ~~where~~, the semiconductor device is a power amplifier module, the semiconductor device may be any other <sup>type of</sup> module ~~product~~ than the <sup>has</sup> ~~the~~ power amplifier module, insofar as the module ~~product is of~~ a structure in which plural semiconductor chips are stacked on the main surface 4b of the module substrate 4. In this case, the number of semiconductor chips to be stacked is not limited to two stages, but may be three or more stages.

Effects obtained by typical <sup>examples</sup> ~~modes~~ of the present invention as disclosed herein will be outlined below.

In a stacked chip type semiconductor device, a lower chip is mounted by flip connection, whereby it is possible to eliminate a difference in size between upper and lower chips; and, <sup>thus</sup> hence possible to reduce the area of the semiconductor device and attain <sup>a</sup> ~~the~~ reduction in <sup>the</sup> size of the semiconductor device.